



QSFP-DD

EQDxx40X-3LCD2

400GBASE-FR4 2KM Optical Transceiver

- QSFP-DD MSA compliant
- Compliant to 100G Lambda MSA
- 400G FR4 Specification compliant
- 4 CWDM lanes MUX/DEMUX design
- 8x53.125Gb/s PAM4 electrical inter- face (400GAUI-8)
- Maximum power consumption 12W
- LC duplex connector
- > Supports 425Gb/s aggregate bit rate
- > Up to 2km transmission on single mode fiber with FEC
- ➢ Single 3.3V power supply
- RoHS compliant




Applications


- > 400G Ethernet
- Data Center Interconnect
- Enterprise networking

General Description


EQDxx40X-3LCD2 is a transceiver module designed for 2km optical communication applications, and it is compliant to 100G Lambda MSA standard. This module can convert 8-channel 53.125Gb/s electrical data to 4-channel 106.25Gb/s optical signals, and multiplex them into a single channel for 425Gb/s optical transmission. Similarly, it optically de-multiplexes a 425Gb/s input into 4-channel signals, and converts them to 8-channel output electrical data on the receiver side. It has been designed to meet the harshest external operating conditions in- cluding temperature, humidity and EMI interference. The module offers very high functional- ity and feature integration, accessible via a two-wire serial interface.

Transceiver Block Diagram






Proposed Application Schematics




2

Pin Descriptions



Top Side Viewed from Top



Bottom Side Viewed from Bottom



Pin	Logic	Symbol	Description	Plug	Notes
				Sequence	
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data	3B	
			Input		
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data	3B	
			Input		
		-			-

7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	
9	LVTTL-I	ResetL	Module Reset	3B	
10		Vcc Rx	+3.3V Power Supply Receiver	2B	2
11	LVCMOS-I/O	SCL	2-wire serial interface clock	3B	
12	LVCMOS-I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Out- put	3B	
15	CML-O	Rx3n	Receiver Inverted Data Output	3B	
16		GND	Ground	1B	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Out- put	3B	
18	CML-O	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Out- put	3B	
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Non-Inverted Data Out- put	3B	
25	CML-O	Rx4p	Receiver Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTL-I	ModPrsL	Module Present	3B	
28	LVTTL-I	IntL	Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitModepad is called LPMODE	3В	
32		GND	Ground	1B	1
33	CML-I	Тх3р	Transmitter Non-Inverted Data	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	

	GND	Ground	1B	1
	GND	Ground	1A	1
CML-I	Tx6n	Transmitter Inverted Data Input	3A	
CML-I	Tx6p	Transmitter Non-Inverted Data	3A	
		Input		
	GND	Ground	1A	1
CML-I	Tx8n	Transmitter Inverted Data Input	3A	
CML-I	Tx8p	Transmitter Non-Inverted Data	3A	
		Input		
	GND	Ground	1A	1
	Reserved	For future use	3A	3
	VS1	Module Vendor Specific 1	3A	3
	VccRx1	· · · ·	2A	2
	VS2		3A	3
	VS3		3A	3
				1
CML-O				•
ONIE O	100 p		0,1	
CML-O	Rx7n		34	
		· · · · ·		1
CML-O				•
01112 0	1 orop		0,1	
CML-O	Rx5n		3A	
		· · · · ·		1
				1
CML-O				
			-	
CML-O	Rx6p		3A	
	GND	Ground	1A	1
CML-O	Rx8n	Receiver Non-Inverted Data Out-	3A	
0				
CML-O	Rx8p		3A	
		· · · · ·		1
				3
				3
				2
				2
				3
	GND	Ground	1A	1
	CML-I CML-I	CML-ITx6pGNDCML-ITx8nCML-ITx8pGNDReservedVS1VccRx1VS2VS2VS3GNDCML-ORx7pCML-OCML-ORx5pCML-O </td <td>CML-ITx6pTransmitter Non-Inverted DataGNDGroundInputCML-ITx8nTransmitter Inverted Data InputCML-ITx8pTransmitter Non-Inverted DataCML-ITx8pTransmitter Non-Inverted DataCML-ITx8pFor future Inverted DataCML-ITx8pFor future useCML-ISNDGroundCML-IVS1Module Vendor Specific 1VCCRX1+3.3V Power supplyVS2VS2Module Vendor Specific 2VS3Module Vendor Specific 3GGNDGroundCML-ORx7pReceiver Non-Inverted Data OutputCML-ORx7nReceiver Inverted Data OutputGNDGroundGCML-ORx5pReceiver Inverted Data OutputGNDGroundGCML-ORx5nReceiver Inverted Data OutputGNDGroundGCML-ORx5nReceiver Inverted Data OutputGNDGroundGCML-ORx6pReceiver Inverted Data OutputGNDGroundGCML-ORx6pReceiver Inverted Data OutputGNDGroundGCML-ORx8pReceiver Inverted Data OutputGNDGroundGCML-ORx8pReceiver Inverted Data OutputGNDGroundGCML-ORx8pReceiver Inverted Data OutputGNDGroundGCML-ORx8pReceiver Inverted Data Output</td> <td>CML-ITxôpTransmitter Non-Inverted Data3AInputGNDGround1ACML-ITx8nTransmitter Inverted Data Input3ACML-ITx8pTransmitter Non-Inverted Data3ACML-ITx8pTransmitter Non-Inverted Data3ACML-ITx8pGround1AGNDGround1AReservedFor future use3AVS1Module Vendor Specific 13AVccRx1+3.3V Power supply2AVS2Module Vendor Specific 23AVS3Module Vendor Specific 33AGNDGround1ACML-ORx7pReceiver Non-Inverted Data OutputputGNDGround1ACML-ORx7nReceiver Inverted Data OutputGML-ORx5pReceiver Non-Inverted Data OutputQML-ORx5pReceiver Inverted Data OutputGML-ORx5pReceiver Inverted Data OutputGML-ORx6pReceiver Non-Inverted Data OutputGML-ORx6pReceiver Non-Inverted Data OutputGML-ORx6nReceiver Non-Inverted Data OutputGML-ORx6pReceiver Inverted Data OutputGML-ORx6pReceiver Inverted Data OutputGMDGround</td>	CML-ITx6pTransmitter Non-Inverted DataGNDGroundInputCML-ITx8nTransmitter Inverted Data InputCML-ITx8pTransmitter Non-Inverted DataCML-ITx8pTransmitter Non-Inverted DataCML-ITx8pFor future Inverted DataCML-ITx8pFor future useCML-ISNDGroundCML-IVS1Module Vendor Specific 1VCCRX1+3.3V Power supplyVS2VS2Module Vendor Specific 2VS3Module Vendor Specific 3GGNDGroundCML-ORx7pReceiver Non-Inverted Data OutputCML-ORx7nReceiver Inverted Data OutputGNDGroundGCML-ORx5pReceiver Inverted Data OutputGNDGroundGCML-ORx5nReceiver Inverted Data OutputGNDGroundGCML-ORx5nReceiver Inverted Data OutputGNDGroundGCML-ORx6pReceiver Inverted Data OutputGNDGroundGCML-ORx6pReceiver Inverted Data OutputGNDGroundGCML-ORx8pReceiver Inverted Data OutputGNDGroundGCML-ORx8pReceiver Inverted Data OutputGNDGroundGCML-ORx8pReceiver Inverted Data OutputGNDGroundGCML-ORx8pReceiver Inverted Data Output	CML-ITxôpTransmitter Non-Inverted Data3AInputGNDGround1ACML-ITx8nTransmitter Inverted Data Input3ACML-ITx8pTransmitter Non-Inverted Data3ACML-ITx8pTransmitter Non-Inverted Data3ACML-ITx8pGround1AGNDGround1AReservedFor future use3AVS1Module Vendor Specific 13AVccRx1+3.3V Power supply2AVS2Module Vendor Specific 23AVS3Module Vendor Specific 33AGNDGround1ACML-ORx7pReceiver Non-Inverted Data OutputputGNDGround1ACML-ORx7nReceiver Inverted Data OutputGML-ORx5pReceiver Non-Inverted Data OutputQML-ORx5pReceiver Inverted Data OutputGML-ORx5pReceiver Inverted Data OutputGML-ORx6pReceiver Non-Inverted Data OutputGML-ORx6pReceiver Non-Inverted Data OutputGML-ORx6nReceiver Non-Inverted Data OutputGML-ORx6pReceiver Inverted Data OutputGML-ORx6pReceiver Inverted Data OutputGMDGround

71	CML-I	Tx7p	Transmitter Non-Inverted Data	3A		
		i xi p	Input	0, (
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A		
73		GND	Ground	1A	1	
74	CML-I	Tx5p	Transmitter Non-Inverted Data	3A		
			Input			
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A		
76		GND	Ground	1A	1	

Note 1: QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

Note 2: VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the

host side of the Host Card Edge Connector are listed in Table 6. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may

be internally connected within the module in any combination. The

connector Vcc pins are each rated for a maximum current of 1000 mA.

Note 3: All Vendor Specific, Reserved and No Connect pins may be terminated with 50 ohms to ground on the host.

Pad 65 (No Connect) shall be left unconnected within the module. Vendor specificand Reserved pads shall have an

impedance to GND that is greater than 10 kOhms and less than 100

pF.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A,2A,3A,1B,2B,3B. (see Figure 3 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A,1B will then occur simultaneously, followed by 2A,2B, followed by 3A,3B.

Absolute Maximum Ratings

It has to be noted that the operation in excess of any individual absolute maximum ratingsmight cause permanent damage to this module.

Parameter	Symbo I	Min	Тур	Max	Unit	Notes
Maximum Supply Voltage	Vcc	-0.5	3.3	3.6	V	
Storage Temperature	Ts	-40		85	°C	
Relative Humidity	RH	0		85	%	

Operating Environments

Electrical and optical characteristics below are defined under this operating environment, un-less otherwise specified.

Parameter	Symbol	Min	Тур	Мах	Unit
Supply Voltage	Vcc	3.13	3.3	3.46	V
		5		5	
Case Temperature	Т	0		70	°C
Data Rate Accuracy		-100		100	ppm
Link Distance with G.652				2000	m

Electrical Characteristics

Parameter	Symbol	Min	Тур	Мах	Unit	Note		
Power dissipation	Р			12	W			
Supply Current	lcc			3.64	A			
Transmitter								
Data Rate, each lane		26	6.5625±100	ppm	GBd			
Differential input Volt- age pk-pk	Vpp	900			mV	1		
Common Mode Voltage	Vcm	-350		2850	mV	2		
Differential Termination Resistance Mismatch				10	%			
Single-ended Voltage Tolerance Range (Min)		-0.4		3.3	V			
Differential Input Return Loss		IEEE 802.3-2015 Equation (83E-5)			dB			
Differential to Common Mode Input Return Loss		IEEE 802.3-2015 Equation (83E-6)		dB				
Module Stressed Input Test		IEEE 802.3bs 120E.3.4.1				3		
Receiver								
Data Rate, each lane		26.5625±100ppm			GBd			

Differential Termination Resistance Mismatch				10	%	
Differential output Voltage pk-pk	Vpp			900	mV	
Common Mode Voltage	Vcm	-350		2850	mV	2
Common Mode Noise, RMS	Vrms			17.5	mV	
Transition time (min)		9.5			ps	20%to80%
Near-end Eye height, differential (min)		70			mV	
Near-end ESMW (Eye symmetry mask width)		0.265			UI	
Far-end ESMW (Eye symmetry mask width)		0.2			UI	
Far-end Eye height, dif- ferential (min)		30			mV	
Far-end pre-cursor ISI ratio		-4.5		2.5	dB	
Differential output return loss		IEEE 802.3-2015 Equation		015		
			(83E-2)			
Common to differential mode conversion return		IEEE 802.3-2015 Equation		015		
loss		(83E-3)				
Note:					1	1

1. With the exception to IEEE 802.3bs 120E.3.1.2 that the pattern is PRBS31Q or scrambledidle.

 $2. \ {\rm DC} \ {\rm common} \ {\rm mode} \ {\rm voltage} \ {\rm generated} \ {\rm by} \ {\rm the} \ {\rm host.} \ {\rm Specification} \ {\rm includes} \ {\rm effects} \ {\rm of} \ {\rm groundoffset} \ {\rm voltage}.$

3. BER specified in IEEE 802.3bs 120E.1.1.

Optical Characteristics

Parameters	Unit	min	type	max
Transmitter	1			
Data Rate, each Lane	GBd	Ę	53.125±100ppn	n
Modulation Format			PAM4	
		1264.5	1271	1277.5
		1284.5	1291	1297.5
Line wavelengths	nm	1304.5	1311	1317.5
		1324.5	1331	1337.5
Total Average Launch Power	dBm			9.3
Average Launch Power, each Iane	dBm	-3.3		3.5
Optical Modulation Amplitude (OMA), each lane	dBm	-0.3		3.7
Extinction Ratio (ER)	dB	3.5		
Side-Mode Suppression Ratio (SMSR)	dB	30		
Launch power in OMA minus TDECQ, each lane, for ER≥4.5dB	dB	-1.7		
Launch power in OMA minus TDECQ, each lane, for ER <4.5dB	dB	-1.6		
Transmitter and Dispersion Eye Clouser for PAM4, each Lane (TDECQ)	dB			3.4
Difference in Launch Power between any Two Lanes (OMAouter)	dB			4
RIN17.10MA	dB/Hz			-136
Optical Return Loss Tolerance	dB			17.1
Transmitter Reflectance	dB			-26

Average Launch Power of	dBm			-20
OFF Transmitter, each Lane Receiver				
Data Rate, each Lane	GBd		53.125±100ppr	n
Modulation Format			PAM4	
Damage Threshold, each lane	dBm	4.5		
Damage Theshold, each ane	dDin			1077 E
	-	1264.5		1277.5
1. I A		1284.5		1297.5
Line wavelengths	nm	1304.5		1317.5
		1324.5		1337.5
Average receiver power, each lane	dBm	-7.3		3.5
Receiver power, each lane (OMA)	dBm			3.7
Difference in Receiver Power between any Two Lanes (OMA)	dB			4.1
Stressed receiver Sensitivity (OMAouter) , each lane(max)	dBm		See Note	
LOS Assert	dBm	-30		
LOS Deassert	dBm			-10
LOS Hysteresis	dB	0.5		
Receiver reflectance	dB			-26
Conditions of Stressed Receive	r Sensitivity	1		
Stressed eye closure for PAM4 (SECQ), lane undertest	dB	0.9		3.4
OMAouter of each aggressor lane	dBm		1.5	0.1
Note:			1	1

10

Measured with conformance test signal for BER = 2.4x10-4. A compliant receiver shall have stressed receiver sensitivity (OMA outer), each lane values below the mask of Figure 4, for SECQ values between 0.9 and 3.4 dB.




Figure 4.Stressed receiver sensitivity mask for 400G-FR4

Digital Diagnostic Monitoring Functions

EQDxx40X-3LCD2 support the I2C-based Diagnostic Monitoring Interface (DMI) defined in document SFF-8636. The host can access real-time performance of transmitter and receiver optical power, temperature, supply voltage and bias current.

Performance Item	Related Bytes(A0[00] memory)	Monitor Error	Note s
Module temperature	22 to 23	+/-3°C	1, 2
Module voltage	26 to 27	< 3%	2
LD Bias current	42 to 43	< 10%	2
Transmitter optical power	50 to 51	< 3dB	2
Receiver optical power	34 to 35	< 3dB	2

Note


- 1. Actual temperature test point is fixed on module case around Laser.
- 2. Full operating temperature range

Alarm and Warning Thresholds

EQDxx40X-3LCD2 support alarms function, indicating the values of the preceding basic performance are lower or higher than the thresholds.

Performance Item	Alarm Threshold Bytes(A0[03] memory)	Unit	Low thresh- old	High threshold
Temp Alarm	128 to 131	°C	-10	80
Temp Warning	132 to 135	°C	0	70
Voltage Alarm	144 to 147	V	2.97	3.63
Voltage Warning	148 to 151	V	3.135	3.465
TX Power Alarm	192 to 195	dBm	-6.3	6.5
TX Power Warning	196 to 199	dBm	-3.3	3.5
RX Power Alarm	176 to 179	dBm	-10.6	6.5
RX Power Warning	180 to 183	dBm	-7.6	3.5

Mechanical Specifications



Regulatory Compliance

EQDxx40X-3LCD2 Optical Transceiver is RoHS 6/6 compliant and complies with international electromagnetic compatibility (EMC) and product safety requirements and standards.

Feature	Standard	Performance	
Safety			
	UL 62368-1	UL recognized component forUS and CAN	
UL	CAN/CSA C22.2 No. 62368-1-14		
	EN 60950-1		
	EN/IEC 60825-1:2007,Edition 2	-	
	EN/IEC 60825-1:2014,Edition 3	TUV certificate	
TUV	EN/IEC		
	60825-2:2004+A1:2006+A2:2010		
FDA	U.S. 21 CFR 1040.10	FDA/CDRH certified with ac- ces-sion number according to Laser Notice 50	
Electromagnetic C	Compatibility		
	EMC Directive 2014/30/EU	Class B digital device with a	
	EN 55032	minimum -6dB margin to the limit when tested with a metal enclo-sure. Final margin may vary de-pending on system ap- plication,	
	CISPR 32		
Radiated emis-	FCC rules 47 CFR Part 15		
sions	ICES-003	good system EMI de- sign practice, ie: suitable metal	
	AS/NZS CISPR 32	enclosure and well-bonding, is required to achieve Class B margins at the system level.	
		Tested frequency range: 30	
		MHz to 40 GHz or 5th	
		harmonic (5 times the highest	
		frequency),	
	EN 55024	whichever is less.	
	EN 55024		

ESD		CISPR 24	Withstands discharges of ±8		
		IEC/EN 61000-4-2	kV contact, ±15 k V air.		
Radiated ir	n-	EN 55024	Field strength of 10 V/m from		
munity		CISPR 24	80 MHz to 6 GHz.		
		IEC/EN 61000-4-3			
Restriction of Hazardous Substances					
RoHS		EU Directive 2011/65/EU			
		(EU) 2015/863			

ESD Design

Normal ESD precautions are required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and otherwise handled in an ESD protected environment utilizing standard grounded benches, floor mats, and wrist straps.

Parameter	Threshold value	Notes
ESD of high-speed pins	1KV	Human Body
		Model
ESD of low-speed pins	2KV	Human Body
		Model
Air discharge during operation	15KV	
Direct contact discharges to the case	8KV	


Ordering Information

Part Number	Description	
EQDxx40X-3LCD2	QSFP-DD FR4 2km optical transceiver with full real-time digital diagnos-tic monitoring and pull tab	

Compatibility Test

In order to ensure the product compatibility, our products will be tested on the switch before shipment. Our modules can compatible with many mainstream brand switches, such as Cisco, Juniper, Extreme, Brocade, IBM, H3C, HP, Huawei, D-Link, Mikrotik, ZTE, TP-Link...

Our test equipment: VOLKTEK MEN-4110, HP 2530-8G, CRS226-24G-25+RM, Catalyst 2960G Series, Catalyst 3850 XS 10G SFP+, Catalyst 3750-E Series, HUAWEI S5700Series, H3C S3100V2 Series, Juniper-EX4200, etc.



Product Production Process

Quality Assurance

Continuous introduction of new equipment, produced by strict standards, strict quality inspection, to guarantee the high quality standard of each product.



Product Final Test

Product Initial Test

Switch Testing

